

Detector Support Group

We choose to do these things "not because they are easy, but because they are hard". Weekly Report, 2021-06-30

Summary

<u>Hall A – GEM</u>

Mary Ann Antonioli, Peter Bonneau, Brian Eng, George Jacobs, Mindy Leffel, Tyler Lemon, Marc McMullen

• Generated two Visio drawings – gas flow readout software flowchart and gas flow readout software diagram

<u>Hall A – SoLID</u>


Mary Ann Antonioli, Pablo Campero, Mindy Leffel, Marc McMullen

• Populated both motor controller boards

<u>Hall B – RICH-II</u>

Mary Ann Antonioli, Peter Bonneau, Pablo Campero, Tyler Lemon

• Generated components diagram and spreadsheet for RICH-II N₂ purge system



RICH2 EEL N2 Purge Circuit Valve Panel


Components diagram for RICH-II $N_2 \mbox{ purge system}$

• Completed schematic for backplane PCB



Detector Support Group

We choose to do these things "not because they are easy, but because they are hard". Weekly Report, 2021-06-30




First of two pages for the backplane PCB schematic. Total number of 34-pin headers is 6 and total number of 12-pin headers is 24.

Hall C - NPS

Mary Ann Antonioli, Peter Bonneau, Aaron Brown, Pablo Campero, Brian Eng, George Jacobs, Mindy Leffel, Tyler Lemon, Marc McMullen


- Modified Python code to generate a bivariate spline interpolation for the front crystal zone temperatures
 - Changed the majority of temperature values to be 17°C and added a 3x3 block of values at 19°C




Plot of 3x3 block of temperature values at 19°C surrounded by temperature values of 17°C



Using ANSYS, conducted a thermal analysis of a 3x3 block of PbWO₄ crystals
 * A heat of 19°C was applied to the front and back of the central crystal



Screenshot of ANSYS thermal simulation of 3x3 block of crystals; heat applied to central crystal



Screenshot of central crystal from ANSYS thermal simulation with 19°C applied to front and back

- Developed LabVIEW subVI to change cooling circuit temperature's indicator color based on input limits
- Received the majority of components ordered for the Hardware Interlock System
 CRIO chassis and the ADC module are due on July 2nd
- Long-term load testing of HV supply cables: 33 cables complete
- Developing HV supply cable fabrication procedure
- Completed wiring the HV supply cable test load box and tested continuity

EIC

<u>Brian Eng</u>


- Attended the ATHENA tracking WG (working group) meeting
- Reviewed baseline detectors alternative design with three tracking layers



DSG R&D - GEM

<u>Brian Eng</u>

• Added code to communicate with a single LTC2662 (0-300 mA current output DAC) via SPI; measured output with a Fluke DMM



Plot of ΔI between set current using LTC2662 output DAC and measured current using Fluke DMM